

Figure 7.16 Basic organization of a microprogrammed control unit.




Figure 7.18 Organization of the control unit to allow conditional branching in the microprogram.





Figure 7.22 Microinstruction-sequencing organization.



Address (octal)	Microinstruction
000	$PC_{out}, MAR_{in}, \text{Read, Select4, Add, } Z_{in}$
001	$Z_{out}, PC_{in}, Y_{in}, \text{WMFC}$
002	MDR_{out}, IR_{in}
003	$\mu\text{Branch } \{\mu PC \leftarrow 101 \text{ (from Instruction decoder);}$ $\mu PC_{5,4} \leftarrow [IR_{10,9}]; \mu PC_3 \leftarrow [\overline{IR_{10}}] \cdot [\overline{IR_9}] \cdot [IR_8]\}$
121	$Rsrc_{out}, MAR_{in}, \text{Read, Select4, Add, } Z_{in}$
122	$Z_{out}, Rsrc_{in}$
123	$\mu\text{Branch } \{\mu PC \leftarrow 170; \mu PC_0 \leftarrow [\overline{IR_8}]\}, \text{WMFC}$
170	$MDR_{out}, MAR_{in}, \text{Read, WMFC}$
171	MDR_{out}, Y_{in}
172	$Rdst_{out}, \text{SelectY, Add, } Z_{in}$
173	$Z_{out}, Rdst_{in}, \text{End}$

Figure 7.21 Microinstruction for Add (Rsrc)+, Rdst.

Note: Microinstruction at location 170 is not executed for this addressing mode.




Figure 7.25 Some details of the control-signal-generating circuitry.