




ation fetch, decode and execute

t  
S  
r  
a  
D  
r  
e  
r  
r  
e  
a







**DMA**

Data bus  
Address bus  
Control bus

Data counter

Data register

Address register

RD WR RS DS  
Control logic  
BG BR INTR

Processor

I/O devices

DMA REQ


DMA ACK

HLDA

HOLD

INTR

**Fig. 5.10.5 (a) Use of DMA controllers in a computer system**



**Fig. 5.10.5 (b)**